Regviz

Espressif Systems /ESP32-S3 /SPI1 /USER

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as USER

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-S3/SPI1/USER#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CK_OUT_EDGE)CK_OUT_EDGE 0 (FWRITE_DUAL)FWRITE_DUAL 0 (FWRITE_QUAD)FWRITE_QUAD 0 (FWRITE_DIO)FWRITE_DIO 0 (FWRITE_QIO)FWRITE_QIO 0 (USR_MISO_HIGHPART)USR_MISO_HIGHPART 0 (USR_MOSI_HIGHPART)USR_MOSI_HIGHPART 0 (USR_DUMMY_IDLE)USR_DUMMY_IDLE 0 (USR_MOSI)USR_MOSI 0 (USR_MISO)USR_MISO 0 (USR_DUMMY)USR_DUMMY 0 (USR_ADDR)USR_ADDR 0 (USR_COMMAND)USR_COMMAND

Description

SPI1 user register.

Fields

CK_OUT_EDGE

This bit, combined with SPI_MEM_CK_IDLE_EDGE bit, is used to change the clock mode 0~3 of SPI_CLK.
FWRITE_DUAL

Set this bit to enable 2-bm in DOUT phase in SPI1 write operation.
FWRITE_QUAD

Set this bit to enable 4-bm in DOUT phase in SPI1 write operation.
FWRITE_DIO

Set this bit to enable 2-bm in ADDR and DOUT phase in SPI1 write operation.
FWRITE_QIO

Set this bit to enable 4-bit-mode(4-bm) in ADDR and DOUT phase in SPI1 write operation.
USR_MISO_HIGHPART

DIN phase only access to high-part of the buffer SPI_MEM_W8_REG~SPI_MEM_W15_REG. 1: enable 0: disable.
USR_MOSI_HIGHPART

DOUT phase only access to high-part of the buffer SPI_MEM_W8_REG~SPI_MEM_W15_REG. 1: enable 0: disable.
USR_DUMMY_IDLE

SPI_CLK is disabled(No clock edges) in DUMMY phase when the bit is enable.
USR_MOSI

Set this bit to enable the DOUT phase of an write-data operation.
USR_MISO

Set this bit to enable enable the DIN phase of a read-data operation.
USR_DUMMY

Set this bit to enable enable the DUMMY phase of an operation.
USR_ADDR

Set this bit to enable enable the ADDR phase of an operation.
USR_COMMAND

Set this bit to enable enable the CMD phase of an operation.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data